Monday, June 8, 2009

In FPGA design, I think synchronous reset is good: No clock gating, avoid glitch on reset signal. No metastable.

Posted by at

No comments:

Post a Comment

Subscribe to: Post Comments (Atom)